Login / Signup
High-Speed Hybrid-Double Multiplication Architectures Using New Serial-Out Bit-Level Mastrovito Multipliers.
Ebrahim A. Hasan Abdulrahman
Arash Reyhani-Masoleh
Published in:
IEEE Trans. Computers (2016)
Keyphrases
</>
high speed
levels of abstraction
higher level
machine learning
low power
real time
data sets
databases
arithmetic operations
high speed networks
integer arithmetic