Login / Signup
Design of fail-safe CMOS logic circuits.
V. Bobin
Sterling R. Whitaker
Published in:
Great Lakes Symposium on VLSI (1991)
Keyphrases
</>
logic circuits
low power
power dissipation
high speed
gate array
functional decomposition
low cost
cmos technology
computer vision
single chip
image processing algorithms
chip design
circuit design
computer architecture
embedded systems
design process
image restoration
user interface
case study
image processing