High Level Synthesis Implementation of a Three-dimensional Systolic Array Architecture for Matrix Multiplications on Intel Stratix 10 FPGAs.
Paolo GorlaniChristian PlesslPublished in: CoRR (2021)
Keyphrases
- parallel architecture
- high level synthesis
- systolic array
- hardware implementation
- field programmable gate array
- three dimensional
- fpga technology
- reconfigurable architecture
- parallel processing
- shared memory
- distributed memory
- hardware design
- efficient implementation
- hardware architecture
- parallel implementation
- fpga implementation
- signal processing
- data flow
- processing elements
- hardware software
- reconfigurable hardware
- artificial intelligence
- low cost
- computer vision