Login / Signup

Order-lot pegging for minimizing total tardiness in semiconductor wafer fabrication process.

Jae-Gon KimS.-K. Lim
Published in: J. Oper. Res. Soc. (2012)
Keyphrases
  • wafer fabrication
  • search algorithm
  • parallel algorithm
  • branch and bound algorithm