Login / Signup

Analysis of InAs-Si heterojunction double-gate tunnel FETs with vertical tunneling paths.

Hamilton Carrillo-NunezMathieu LuisierAndreas Schenk
Published in: ESSDERC (2015)
Keyphrases