Login / Signup

PIR-DSP: An FPGA DSP Block Architecture for Multi-precision Deep Neural Networks.

SeyedRamin RasoulinezhadHao ZhouLingli WangPhilip H. W. Leong
Published in: FCCM (2019)
Keyphrases