Login / Signup
A design flow for configurable embedded processors based on optimized instruction set extension synthesis.
Rainer Leupers
Kingshuk Karuri
Stefan Kraemer
Manas Pandey
Published in:
DATE (2006)
Keyphrases
</>
instruction set
single chip
computer architecture
embedded processors
image processing
real time
data model