Combining optimization for cache and instruction-level parallelism.

Published in: IEEE PACT (1996)

Keyphrases

level parallelism
memory bandwidth
instruction set
parallel processing
multi core processors
memory hierarchy
software engineering
memory access
query processing
genetic programming
fine grained
load balancing
evolutionary computation
prefetching