Login / Signup
An optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform.
Xiaoqiang Zhang
Ning Wu
Fang Zhou
Xin Chen
Published in:
IEICE Electron. Express (2014)
Keyphrases
</>
hardware implementation
elimination algorithm
linear transform
efficient implementation
signal processing
field programmable gate array
neural network
distributed systems
component analysis
image sequences
face recognition
probabilistic inference