Implementing a Self-Timed Low-Power Java Accelerator for Network-on-Chip Applications.

Zheng Liang Juha Plosila Lu Yan Kaisa Sere

Published in: PDCAT (2006)

Keyphrases

low power
network on chip
power dissipation
cmos technology
power consumption
low cost
high speed
single chip
multi processor
digital signal processing
parallel implementation
image sensor
routing algorithm
efficient implementation
object oriented
real time
ultra low power
data transfer
network simulator