Login / Signup
A RISC Processor with Redundant LNS Instructions.
Mark G. Arnold
Published in:
DSD (2006)
Keyphrases
</>
instruction set
instruction set architecture
application specific
processor core
floating point
computation intensive
computer architecture
embedded systems
parallel processing
hybrid algorithm
highly redundant
level parallelism
ibm power processor
high speed
genetic algorithm
image processing