Login / Signup

Analysis of PLL clock jitter in high-speed serial links.

Pavan Kumar HanumoluBryan CasperRandy MooneyGu-Yeon WeiUn-Ku Moon
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2003)
Keyphrases