Login / Signup

FPGA implementation of a clockless stochastic LDPC decoder.

Chris CeroiciVincent C. Gaudet
Published in: SiPS (2014)
Keyphrases
  • fpga implementation
  • hardware implementation
  • field programmable gate array
  • image processing algorithms
  • low density parity check
  • ldpc codes
  • distributed systems