Deterministic clock gating to eliminate wasteful activity due to wrong-path instructions in out-of-order superscalar processors.