A statistical gate delay model for intra-chip and inter-chip variabilities.
Ken-ichi OkadaKento YamaokaHidetoshi OnoderaPublished in: ASP-DAC (2003)
Keyphrases
- low cost
- management system
- statistical models
- high level
- probabilistic model
- statistical model
- mathematical model
- statistical analysis
- statistical information
- conceptual model
- theoretical framework
- computational model
- real time
- em algorithm
- high speed
- prior knowledge
- formal model
- image sequences
- statistical approaches