Login / Signup

High Speed Clock and Data Recovery Circuit with Novel Jitter Reduction Technique.

Kunal DesaiRajasekhar NagulapalliVijay KrishnaRajkumar PalwaiPravin Kumar VenkatesanVijay Khawshe
Published in: VLSI Design (2010)
Keyphrases