Login / Signup

A switched priority scheduling mechanism for ATM switches with multi-class output buffers.

Zhengguo LiX. J. YuanChangyun WenBoon-Hee Soong
Published in: Comput. Networks (2001)
Keyphrases