A fast VLSI systolic array for large modulus residue addition.

Subir Bandyopadhyay Graham A. Jullien Abhijit Sengupta

Published in: J. VLSI Signal Process. (1994)

Keyphrases

systolic array
reconfigurable architecture
high speed
data flow
real time
data sets
social networks
graphical models
distributed systems
signal processing