100 Gbit/s scrambler architectures for OTN protocol: FPGA implementation and result comparison.

Arley H. Salvador Valentino Corso

Published in: MWSCAS (2012)

Keyphrases

fpga implementation
formal proof
high level
hardware implementation
real time
neural network
pattern recognition
probabilistic model