A Design of High Performance Parallel Architecture and Communication for Multi-ASIP Based Image Processing Engine.
Hsuanchun LiaoMochamad AsriTsuyoshi IsshikiDongju LiHiroaki KuniedaPublished in: IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2013)