Scalable Implementation of ANNs on Linear Array with a Reconfigurable Pipelined Bus System.

Published in: PDPTA (1999)

Keyphrases

linear array
artificial neural networks
hardware implementation
processing elements
low cost
using artificial neural networks
high speed
neural network
image processing
data processing
hardware architecture