Login / Signup
Instruction level energy modeling for pipelined processors.
Spiridon Nikolaidis
Nikolaos Kavvadias
Theodore Laopoulos
Labros Bisdounis
Spyros Blionas
Published in:
J. Embed. Comput. (2005)
Keyphrases
</>
parallel processing
instruction set
parallel algorithm
data sets
energy minimization
parallel architecture
sensor networks
graph cuts
energy consumption