• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A survey on mapping and scheduling techniques for 3D Network-on-chip.

Simran Preet KaurManojit GhoseAnanya PathakRutuja Patole
Published in: J. Syst. Archit. (2024)
Keyphrases
  • network on chip
  • scheduling algorithm
  • scheduling problem
  • network simulator
  • data transfer
  • multi processor
  • routing algorithm
  • interconnection networks
  • low cost
  • high speed
  • parallel machines