Login / Signup
A survey on mapping and scheduling techniques for 3D Network-on-chip.
Simran Preet Kaur
Manojit Ghose
Ananya Pathak
Rutuja Patole
Published in:
J. Syst. Archit. (2024)
Keyphrases
</>
network on chip
scheduling algorithm
scheduling problem
network simulator
data transfer
multi processor
routing algorithm
interconnection networks
low cost
high speed
parallel machines