Login / Signup

90 nm 32 times 32 bit Tunneling SRAM Memory Array With 0.5 ns Write Access Time, 1 ns Read Access Time and 0.5 V Operation.

Anisha RameshSi-Young ParkPaul R. Berger
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2011)
Keyphrases
  • read write
  • write operations
  • random access memory
  • access control
  • random access
  • hard disk
  • neural network
  • wireless sensor networks
  • data management
  • wireless networks
  • memory access