Login / Signup

Design challenges for the 45 nm node and below.

Jean-Pierre Schoellkopf
Published in: VLSI-SoC (2006)
Keyphrases