Design of a Timing Signal Generator (TSG) for RADAR Using FPGA.

Anudeepa S. Kholapure Arvind Agarwal Aurobindo K.Shikha Nema

Published in: ICETET (2009)

Keyphrases

signal processing
hardware design
case study
high speed
design process
radar signal
single chip
verilog hdl