HLTB design for high-speed multi-FPGA pipelines.

Josef Magri Owen Casha Keith Bugeja Ivan Grech Edward Gatt

Published in: ICECS (2017)

Keyphrases

high speed
low power
case study
single chip
design process
hardware design
evolutionary algorithm
low cost
low power consumption
computer systems
computer aided
verilog hdl