Sign in

FPGA implementation of modeling attack resistant arbiter PUF with enhanced reliability.

Siarhei S. ZalivakaAlexander A. IvaniukChip-Hong Chang
Published in: ISQED (2017)
Keyphrases
  • fpga implementation
  • hardware implementation
  • real time
  • countermeasures
  • secret key
  • neural network
  • machine learning
  • color images
  • parallel processing
  • field programmable gate array
  • electronic devices