Login / Signup
Analytical analysis of finite cache penalty and cycles per instruction of a multiprocessor memory hierarchy using miss rates and queuing theory.
Richard E. Matick
Thomas J. Heller
Michael Ignatowski
Published in:
IBM J. Res. Dev. (2001)
Keyphrases
</>
memory hierarchy
computing power
main memory
secondary storage
database
computer architecture
information systems
data structure
object oriented
signal processing
data storage
memory access
database operations