Login / Signup
Testable Design of Repeaterless Low Swing On-Chip Interconnect.
Naveen Kadayinti
Dinesh Kumar Sharma
Published in:
CoRR (2015)
Keyphrases
</>
high speed
case study
power dissipation
single chip
design methodology
data sets
real time
user interface
low cost
circuit design
low power consumption
physical design
design principles
computer aided
building blocks
evolutionary algorithm
neural network