Login / Signup

A sorter-based architecture for a parallel implementation of communication intensive algorithms.

Josef G. Krammer
Published in: J. VLSI Signal Process. (1991)
Keyphrases