A sorter-based architecture for a parallel implementation of communication intensive algorithms.

Josef G. Krammer

Published in: J. VLSI Signal Process. (1991)

Keyphrases

parallel implementation
parallel implementations
parallel computers
learning algorithm
computational complexity
worst case
orders of magnitude
times faster
efficient implementation
neural network
data structure
communication systems
parallel architecture
communication protocols
message passing interface