Login / Signup

Rail to rail CMOS complementary input stage with only one active differential pair at a time.

María de Rodanas ValeroAlejandro Roman-LoeraJaime Ramírez-AnguloNicolás J. Medrano-MarquésSantiago Celma
Published in: IEICE Electron. Express (2014)
Keyphrases
  • high speed
  • low cost
  • pairwise
  • real time
  • databases
  • real world
  • data mining
  • machine learning
  • information retrieval
  • information systems
  • input data
  • low power
  • vlsi circuits