Login / Signup
Implementing GCD Systolic Arrays on FPGA.
Tudor Jebelean
Published in:
FPL (1994)
Keyphrases
</>
systolic array
high speed
low cost
real time image processing
efficient implementation
hardware implementation
field programmable gate array
genetic algorithm
signal processing
data flow
low power consumption
data sets
parallel architecture
arbitrary size
digital signal