An analysis of full adder cells for low-power data oriented adders design.

Ireneusz Brzozowski Damian Palys Andrzej Kos

Published in: MIXDES (2013)

Keyphrases

low power
data analysis
power consumption
power dissipation
low cost
logic circuits
high speed
single chip
design methodology
programmable logic
gate array