Login / Signup
Synthesizing A Long Latency Unit Within Vliw Processor.
Ram Lakhan Gupta
Anshul Kumar
Aalbert Van Der Werf
Natalino G. Busa
Published in:
VLSI Design (2001)
Keyphrases
</>
level parallelism
memory bandwidth
high speed
low latency
parallel processing
processing units
instruction set
genetic algorithm
response time
high end
heterogeneous computing