Login / Signup

A fast method for timing verification that uses the conditions that cause changes in the output values of gates.

Atsushi OhnishiYuji Sugiyama
Published in: Systems and Computers in Japan (2001)
Keyphrases