A High Efficient On-Chip Interconnection Network in SIMD CMPs.

Dan Wu Kui Dai Xuecheng Zou Jinli Rao Pan Chen

Published in: ICA3PP (1) (2010)

Keyphrases

parallel algorithm
interconnection networks
high speed
efficient implementation
parallel architectures
real time
fault tolerant