A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories.

Sanjeev K. Jain Krishna Srivastva Sanjiv Kainth

Published in: VLSI Design (2010)

Keyphrases

high speed
multiscale
data sets
databases
access control
random access
circuit design
content addressable