A hybrid SDC/SDF architecture for area and power minimization of floating-point FFT computations.

Mingyu Wang Zhaolin Li

Published in: ISCAS (2016)

Keyphrases

floating point
instruction set
floating point arithmetic
floating point unit
fast fourier transform
fixed point
square root
sparse matrices
dynamic programming
general purpose
signal processing
level set
post processing