Sign in

Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs.

Xiangdong WeiXinfei Guo
Published in: ISQED (2022)
Keyphrases
  • high level synthesis
  • design space exploration
  • design space
  • parallel architecture
  • artificial intelligence
  • dynamic programming