Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs.