Secure Design Flow for Asynchronous Multi-valued Logic Circuits.

Ashur Rafiev Julian P. Murphy Alexandre Yakovlev

Published in: ISMVL (2010)

Keyphrases

multi valued
logic circuits
logic synthesis
low power
functional decomposition
motion estimation
case study
lower bound
high speed
design process
parallel algorithm
boolean functions