Login / Signup
Time-to-Digital Converter Using a Tuned-Delay Line Evaluated in 28-, 40-, and 45-nm FPGAs.
Jun Yeon Won
Jae Sung Lee
Published in:
IEEE Trans. Instrum. Meas. (2016)
Keyphrases
</>
data conversion
control method
embedded systems
hardware implementation
field programmable gate array
image processing
digital technologies
induction motor
high voltage