Login / Signup
Design and Implementation of Operation-Reduced LDPC Decoder Based on a Check Node Stopping Scheme.
Cheng-Hung Lin
Tzu-Hsuan Huang
Shu-Yen Lin
Yu-Hsuan Lee
Published in:
J. Circuits Syst. Comput. (2017)
Keyphrases
</>
decoding algorithm
vlsi implementation
design process
low complexity
turbo codes
ldpc codes