Login / Signup

A Low Power Logic-Compatible Multi-Bit Memory Bit Cell Architecture With Differential Pair and Current Stop Constructs.

John LynchPedro P. Irazoqui
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2014)
Keyphrases