Login / Signup

A 6.4G LLR/s 8×8 64-QAM soft-output MIMO detector with lattice reduction preprocessing.

Jing-You LinJung-Chun ChiChun-Fu LiaoYuan-Hao Huang
Published in: VLSI-DAT (2017)
Keyphrases