Login / Signup
A 5 Gb/s Time-Interleaved Voltage-Mode Duobinary Encoding Scheme for 3-D-Stacked IC.
Ji-Young Kim
Jongsoo Lee
Ki-Ryong Kim
Sunghwan Jo
Byoung-Mo Moon
Kyomin Sohn
Seong-Ook Jung
Published in:
IEEE J. Solid State Circuits (2022)
Keyphrases
</>
encoding scheme
encoding schemes
genetic algorithm
integrated circuit
high speed
power system
transmission line
neural network
binary strings
image understanding
electric field
twig queries