Implications of device timing variability on full chip timing.