Login / Signup

Testability Improvement During High-Level Synthesis.

Saeed SafariHadi EsmaeilzadehAmir-Hossein Jahangir
Published in: Asian Test Symposium (2003)
Keyphrases
  • high level synthesis
  • design space exploration
  • significant improvement
  • parallel architecture
  • scheduling problem
  • test data generation