Intermediate Frequency Digital Receiver Based on Multi-FPGA System.

Chengchang Zhang Lihong Zhang

Published in: J. Electr. Comput. Eng. (2016)

Keyphrases

high speed
low cost
signal processing
hardware implementation
multimedia
field programmable gate array
parallel hardware
multiscale
hardware design
single chip
real time image processing
fpga implementation