Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM.

Chun-Seok JeongChangsik YooJae-Jin LeeJoongsik Kih
Published in: ESSCIRC (2004)